Explore Exciting Career Opportunities

To apply, please email your resume to resumes@gygaforce.com. Please do not contact our employees directly for any position as these inquiries will not receive a response. Thank you!

ASIC Design:

Analog IC Design Engineer (Sunnyvale, CA)
Develop high-performance analog circuits for cutting-edge semiconductor applications.
Design and optimize circuits such as amplifiers, ADCs, DACs, voltage regulators, and PLLs.
Perform transistor-level simulations and ensure designs meet performance, power, and area constraints.
Collaborate with layout engineers to optimize layout for parasitic effects and manufacturability.
Work with system architects to define specifications and trade-offs.
Contribute to design reviews and technical discussions to enhance product reliability.

Requirements:

M.S. or Ph.D. in Electrical Engineering or related field with 8+ years of analog IC design experience.
Expertise in CMOS/BiCMOS circuit design, including low-noise and low-power design techniques.
Strong understanding of noise analysis, signal integrity, and process variations.
Experience with design tools like Cadence Virtuoso, Spectre, and MATLAB.
Proficiency in device physics and deep knowledge of analog circuit layout techniques.
Strong debugging skills and experience with silicon validation and characterization.
Familiarity with mixed-signal and RF design principles is a plus.

Digital IC Design Engineer (San Jose, CA)
Design high-performance digital circuits for advanced IC applications.
Responsible for RTL coding, synthesis, and timing analysis.
Collaborate with system architects and verification engineers to meet design specifications.
Conduct design reviews, optimize performance, and ensure low-power implementation.
Work closely with backend teams for integration and timing closure.
File patents and contribute to innovation in digital IC design.

Requirements:

B.S./M.S. in Electrical or Computer Engineering with 10+ years of digital IC design experience.
Expertise in RTL design using Verilog/SystemVerilog.
Strong understanding of timing constraints, synthesis, and static timing analysis.
Proficiency with EDA tools such as Synopsys Design Compiler, PrimeTime, and SpyGlass.
Experience with low-power design techniques such as clock gating and power gating.
Knowledge of high-speed interface protocols (PCIe, DDR, USB, Ethernet).
Familiarity with FPGA prototyping and formal verification is a plus.

Mixed-Signal IC Design Engineer (Santa Clara, CA)
Develop high-performance mixed-signal circuits for semiconductor applications.
Design and verify mixed-signal building blocks, including ADCs, DACs, SERDES, and high-speed I/Os.
Simulate and analyze signal integrity, power integrity, and noise coupling.
Work closely with layout engineers to optimize design for parasitic effects.
Collaborate with verification teams to validate mixed-signal interfaces and model system behavior.
Define specifications and perform feasibility studies for new architectures.

Requirements:

M.S. or Ph.D. in Electrical Engineering with 7+ years of mixed-signal IC design experience.
Strong understanding of data converters, clocking circuits, and high-speed interfaces.
Expertise in transistor-level circuit design and mixed-signal modeling.
Proficiency in Cadence Virtuoso, Spectre, and MATLAB for simulations.
Experience with system-level modeling using Verilog-AMS or SystemVerilog.
Knowledge of power management and signal integrity analysis.

Analog & Mixed-Signal Design Engineer (Portland, OR)
Develop and optimize high-performance analog and mixed-signal circuits for advanced semiconductor applications.
Design and validate key mixed-signal blocks such as ADCs, DACs, voltage regulators, high-speed interfaces, and PLLs.
Perform transistor-level simulations and analyze circuit performance under various conditions.
Collaborate with layout engineers to optimize circuit layouts for performance, area, and power efficiency.
Work closely with digital and system teams to define specifications and ensure seamless integration.digital and system teams to define specifications and ensure seadigital and system
Support silicon bring-up and debugging of mixed-signal designs in lab environments.

Requirements:

M.S./Ph.D. in Electrical Engineering with 8+ years of analog and mixed-signal IC design experience.
Strong expertise in CMOS/BiCMOS circuit design, including transistor-level optimization.
Experience with simulation tools such as Cadence Virtuoso, Spectre, HSPICE, and MATLAB.
Solid understanding of noise analysis, mismatch, and layout parasitic effects.
Experience in designing high-speed serial links, data converters, and power management circuits.
Proficiency in mixed-signal modeling using Verilog-AMS or SystemVerilog.
Hands-on experience in silicon validation and debugging is a plus.

Digital IC Design Engineer – High-Performance Computing (Santa Clara, CA)
Design high-speed digital circuits for next-generation computing applications.
Develop RTL for high-performance processors, accelerators, and custom compute architectures.
Optimize design for low-power, high-frequency, and efficient area utilization.
Collaborate with verification, backend, and physical design teams for successful tape-out.verification, backend, and physical design teams forverification, backend, andverification, backend
Contribute to microarchitecture definition and performance modeling of complex digital blocks.
Drive innovation by researching new techniques for improving power, performance, and efficiency.

Requirements:

B.S./M.S. in Electrical or Computer Engineering with 10+ years of experience in digital IC design.
Strong RTL development skills in Verilog/SystemVerilog with a focus on performance optimization.
Deep knowledge of CPU/GPU architectures, cache design, and memory subsystems.
Expertise in high-speed circuit design, pipelining, and clock domain crossing techniques.
Hands-on experience with synthesis, static timing analysis, and formal verification.
Familiarity with hardware-software co-design and accelerator architectures is a plus.

Digital IC Design Engineer – Networking & Communication (Austin, TX)
Develop and implement digital IC architectures for high-speed networking applications.
Design complex digital blocks including packet processors, encryption engines, and MAC layers.digital blocks including packet processors, encryp
Perform RTL coding, synthesis, and static timing analysis to meet stringent performance targets.
Collaborate with system engineers and firmware teams to ensure seamless hardware-software integration.
Work with backend engineers to optimize power, area, and timing closure.backend engineers
Contribute to architecture discussions and propose innovative solutions for communication ICs.

Requirements:

B.S./M.S. in Electrical or Computer Engineering with 8+ years of digital design experience.
Strong experience in Verilog/SystemVerilog for networking ASIC or FPGA design.
Knowledge of Ethernet, PCIe, USB, and other high-speed serial interfaces.
Proficiency with synthesis, timing analysis, and formal verification tools.
Experience with low-power design techniques, including clock gating and dynamic voltage scaling.
Familiarity with error correction, forward error correction (FEC), and DSP techniques is a plus.

Verification, Validation:

ASIC Verification Engineer (Boston, MA)
Develop and execute verification plans for complex ASIC designs.
Implement testbenches using SystemVerilog and UVM methodologies.
Create directed and constrained-random test cases to validate functional correctness.
Perform coverage analysis to ensure verification completeness.
Collaborate with design and architecture teams to debug and resolve issues.
Contribute to automation of regression testing and continuous integration flows.

Requirements:

B.S./M.S. in Electrical or Computer Engineering with 8+ years of ASIC verification experience.
Proficiency in SystemVerilog, UVM, and scripting languages such as Python or Perl.
Experience with functional coverage, assertions, and formal verification techniques.
Hands-on experience with verification tools like VCS, ModelSim, or Questa.
Knowledge of simulation acceleration, emulation, and FPGA-based prototyping.
Strong debugging skills and familiarity with waveforms and debugging tools.

IC Validation Engineer (San Diego, CA)
Develop and execute validation strategies for complex IC designs.
Design and implement test plans to validate performance, power, and functionality.
Develop automated test scripts for efficient validation execution.
Analyze silicon behavior, debug issues, and work with design teams to improve robustness.
Work with lab equipment such as oscilloscopes, spectrum analyzers, and logic analyzers.
Contribute to design-for-testability and bring-up methodologies.

Requirements:

B.S./M.S. in Electrical Engineering with 6+ years of experience in silicon validation.
Strong hands-on experience with lab testing and debugging tools.
Knowledge of scripting languages (Python, MATLAB) for automation.
Experience with high-speed interfaces (PCIe, DDR, USB) is a plus.
Familiarity with signal integrity, power integrity, and thermal testing.

IC Layout & Physical Design:

Analog Layout Engineer (San Jose, CA or Fully Remote)
Design and optimize custom analog layouts for high-performance ICs used in semiconductor, automotive, and consumer electronics applications.
Work closely with circuit designers to translate schematics into high-precision layouts while optimizing area, power, and performance trade-offs.
Ensure robust layout techniques for device matching, isolation, and reliability in deep submicron and FinFET technologies.
Perform full layout verification, including DRC, LVS, and parasitic extraction, to ensure manufacturability and compliance with foundry design rules.
Optimize layout strategies for noise coupling, electromigration, and thermal effects in analog and mixed-signal circuits.
Collaborate with packaging and process engineering teams to ensure first-pass silicon success and manufacturability.
Support tape-out activities, debug post-layout issues, and contribute to silicon bring-up and validation.

Requirements:

B.S./M.S. in Electrical Engineering, Microelectronics, or a related field with 5+ years of experience in analog/mixed-signal IC layout.
Expertise in using Cadence Virtuoso, Mentor Graphics Calibre, and other industry-standard EDA tools for layout design and verification.
Strong understanding of deep submicron and FinFET layout challenges, including DFM (Design for Manufacturability) considerations.
Experience with layout-dependent effects such as stress, mismatch, aging, and noise coupling.
Familiarity with power management, RF layout techniques, and high-voltage design constraints is a plus.
Experience working with process technology files and foundry-specific PDKs (Process Design Kits).
Strong communication and collaboration skills to work effectively with circuit designers and verification teams.

Physical Design Engineer (Dallas, TX)
Own backend implementation of complex ASIC designs, from synthesis to sign-off.
Perform place and route, timing closure, and power optimization.
Run DRC, LVS, and parasitic extraction for tape-out readiness.

Requirements:

B.S./M.S. in Electrical Engineering with 8+ years of physical design experience.
Experience with tools like Innovus, ICC2, and PrimeTime.
Strong understanding of clock tree synthesis, power planning, and IR drop analysis.

FPGA Design:

FPGA Design Engineer – High-Performance Computing (Los Angeles, CA)
Design and implement FPGA-based architectures for high-performance computing applications.
Develop RTL for high-speed digital processing blocks, memory controllers, and custom accelerators.digital processing blocks, memory controllers, and c
Perform timing closure, synthesis, and resource optimization for efficient FPGA implementation.
Collaborate with system architects, software teams, and verification engineers to ensure seamless integration.
Work with high-speed interfaces such as PCIe, DDR, Ethernet, and SerDes for FPGA-based solutions.
Develop testbenches and simulation environments for functional validation.testbenches and simulatio

Requirements:

B.S./M.S. in Electrical or Computer Engineering with 8+ years of FPGA design experience.
Expertise in RTL coding with VHDL/Verilog/SystemVerilog.
Experience with FPGA development tools (Xilinx Vivado, Intel Quartus, Synplify Pro).
Strong understanding of timing analysis, clock domain crossing, and pipeline optimization.
Hands-on experience with high-speed interfaces such as DDR4, PCIe, JESD204, and Ethernet.
Familiarity with C/C++ and Python for firmware and test automation is a plus.
Experience with HLS (High-Level Synthesis) and FPGA-based AI acceleration is a plus.

FPGA Design Engineer – Signal Processing & Communications (San Diego, CA)
Develop FPGA-based solutions for advanced signal processing and communication systems.
Implement and optimize digital signal processing (DSP) algorithms for real-time applications. digital signal processing (DSP) algorit
Work with high-speed ADC/DAC interfaces, FEC, and error correction techniques for communication links.
Collaborate with RF, hardware, and software teams to ensure optimal system performance. RF, hardwa
Develop test frameworks for hardware-in-the-loop validation and system bring-up.test frameworks for hardware
Optimize FPGA architectures for low power and high throughput in resource-constrained environments.

Requirements:

B.S./M.S. in Electrical or Computer Engineering with 6+ years of FPGA design experience.
Strong background in digital signal processing (DSP) and communication protocols.
Proficiency in RTL design using Verilog/VHDL and experience with DSP implementation on FPGAs.
Hands-on experience with Xilinx or Intel FPGA toolchains, including Vivado, Quartus, and ModelSim.
Knowledge of high-speed serial interfaces such as JESD204, CPRI, and Ethernet.
Experience with MATLAB/Simulink for DSP algorithm validation is a plus.
Familiarity with FPGA-based software-defined radio (SDR) and radar systems is a plus.

Hardware Design:

Hardware Engineer – Semiconductor Manufacturing Equipment Design (San Jose, CA)
Design and develop high-precision hardware systems for semiconductor manufacturing equipment, including lithography, deposition, and etching systems.
Develop PCB layouts and high-speed circuits for sensor interfaces, motion control, and power delivery.
Integrate real-time control systems with industrial automation hardware to optimize semiconductor processing.
Work closely with mechanical, software, and process engineering teams to develop robust and scalable hardware solutions.
Perform signal integrity and thermal analysis to ensure reliability in high-vacuum and cleanroom environments.
Support hardware bring-up, debugging, and system-level validation for semiconductor manufacturing tools.

Requirements:

B.S./M.S. in Electrical Engineering, Mechatronics, or related field with 6+ years of experience in semiconductor manufacturing equipment design.
Strong experience with PCB design tools (Altium, Cadence Allegro) and high-speed circuit design.
Expertise in power electronics, motion control, and precision sensing technologies.
Knowledge of industrial automation protocols such as EtherCAT, CAN, and Modbus.
Experience with FPGA and microcontroller-based embedded systems for real-time control.
Familiarity with semiconductor process control, plasma physics, and cleanroom safety requirements is a plus.

Hardware Engineer – Semiconductor Test & Inspection Equipment (San Jose, CA)
Design and develop high-precision hardware for semiconductor test, metrology, and inspection systems.
Develop analog and mixed-signal circuits for high-speed data acquisition, precision measurement, and defect detection.
Optimize signal integrity, electromagnetic interference (EMI) mitigation, and thermal management in test hardware.
Collaborate with software and mechanical engineers to integrate hardware into automated test systems.mechanical engineers to integrate hardware into automated test systems
Develop test fixtures and high-bandwidth probing solutions for wafer and package-level characterization.
Work with customers to customize hardware solutions for advanced semiconductor technology nodes.

Requirements:

B.S./M.S. in Electrical Engineering, Applied Physics, or related field with 6+ years of experience in semiconductor test and metrology hardware design.
Expertise in high-speed signal processing, ADC/DAC design, and low-noise analog electronics.
Strong understanding of PCB layout for RF, high-speed digital, and mixed-signal applications.
Experience with test automation and instrumentation (LabVIEW, Python, MATLAB).
Familiarity with semiconductor testing standards (JEDEC, AEC-Q100) and cleanroom environments.
Knowledge of optical and X-ray inspection techniques is a plus.

Full Stack, Backend, Frontend:

Full Stack Developer – Semiconductor Manufacturing Analytics (San Jose, CA)
Develop and maintain web-based applications for semiconductor manufacturing analytics and process control.
Design scalable front-end and back-end architectures to manage high-volume data streams from fabs.
Implement interactive dashboards and visualization tools for real-time data analysis.
Optimize database performance for fast query execution on large datasets. database performance for fast query execution on la
Integrate with machine learning models for predictive maintenance and yield improvement.
Collaborate with engineers and data scientists to create robust software solutions.

Requirements:

B.S./M.S. in Computer Science, Software Engineering, or related field with 5+ years of full-stack development experience.
Proficiency in JavaScript, TypeScript, React, and Node.js.
Strong experience with relational and NoSQL databases (PostgreSQL, MongoDB).
Familiarity with cloud platforms such as AWS, Azure, or GCP.
Experience with WebSockets, REST APIs, and GraphQL.
Knowledge of semiconductor manufacturing processes is a plus.

Full Stack Developer – FPGA/IC Design Tools (Austin, TX)
Develop and enhance web-based tools for FPGA/IC design workflow automation.
Design back-end systems to handle simulation, synthesis, and timing analysis jobs.
Create intuitive front-end interfaces for hardware designers and verification engineers.
Integrate with EDA tools and optimize workflows for efficient design iteration.
Implement secure authentication and access control for multi-user environments.
Collaborate with hardware and software teams to align tool capabilities with design needs.

Requirements:

B.S./M.S. in Computer Science, Electrical Engineering, or related field with 6+ years of full-stack development experience.
Experience with React, Vue.js, or Angular for UI development.
Strong back-end programming skills in Python (Django, Flask) or Node.js.
Familiarity with FPGA/ASIC design tools such as Vivado, Quartus, or Cadence Virtuoso.
Knowledge of containerization (Docker, Kubernetes) and cloud deployments.
Experience with real-time collaboration tools and WebAssembly is a plus.

Full Stack Developer – Semiconductor Test & Validation (Portland, OR)
Build and maintain web applications for automated semiconductor test and validation.
Develop back-end services to collect and process test data from ATE (Automated Test Equipment).
Design interactive dashboards for real-time monitoring of silicon validation results.
Implement APIs to integrate with lab instruments and test automation frameworks.
Optimize performance for handling large-scale test data across distributed environments.
Ensure security and scalability for multi-site test environments.

Requirements:

B.S./M.S. in Computer Science, Electrical Engineering, or related field with 5+ years of full-stack experience.
Strong skills in JavaScript/TypeScript, React, and Express.js.
Experience with database management (MySQL, PostgreSQL) and data pipelines.
Familiarity with semiconductor test processes and hardware validation.
Knowledge of Python for scripting and automation is a plus.
Experience with MQTT, OPC UA, or industrial IoT protocols is a plus.

Backend Engineer – Semiconductor Data Infrastructure (Santa Clara, CA)
Develop scalable back-end systems for managing semiconductor process and test data.
Design and optimize distributed data storage solutions for high-throughput applications.
Implement APIs for secure access to manufacturing and design data.
Work with machine learning engineers to integrate predictive analytics.
Optimize performance for handling petabyte-scale data efficiently.

Requirements:

B.S./M.S. in Computer Science or related field with 6+ years of back-end development experience.
Expertise in Python, Go, or Java for distributed systems.
Strong experience with PostgreSQL, Redis, and Kafka.
Knowledge of cloud platforms (AWS S3, DynamoDB, Lambda).
Experience with semiconductor process control and big data analytics is a plus.

Backend Engineer – EDA & Design Automation (San Diego, CA)
Develop cloud-based back-end services for next-generation EDA (Electronic Design Automation) tools.
Design and implement microservices to support IC design, simulation, and verification workflows.
Work on high-performance computing (HPC) back-end optimizations for complex algorithms.
Ensure data integrity and security for sensitive design information.

Requirements:

B.S./M.S. in Computer Science or Electrical Engineering with 7+ years of back-end experience.
Strong programming skills in C++, Python, or Rust.
Experience with container orchestration (Kubernetes, Docker Swarm).
Familiarity with IC design flows and EDA tools (Cadence, Synopsys).
Knowledge of FPGA and ASIC verification methodologies is a plus.

Backend Engineer – IC Test Data Processing (Phoenix, AZ)
Develop and maintain server-side software for semiconductor test data processing.
Optimize algorithms for analyzing yield, binning, and defect classification.
Build APIs to interface with ATE platforms and test management systems.
Implement real-time alerting and monitoring for test anomalies.
Requirements:

B.S./M.S. in Computer Science, Electrical Engineering, or related field with 6+ years of experience.
Strong Python, Java, or Scala development experience.
Experience with big data frameworks (Apache Spark, Hadoop) and ETL pipelines.
Knowledge of semiconductor manufacturing and failure analysis is a plus.

Frontend Developer – Semiconductor Design UIs (San Jose, CA)
Develop intuitive web interfaces for semiconductor design and simulation tools.
Optimize front-end performance for large-scale design visualizations.
Implement interactive features for schematic entry and layout editing.
Ensure cross-browser compatibility and seamless user experiences.

Requirements:

B.S./M.S. in Computer Science or related field with 5+ years of front-end experience.
Expertise in JavaScript, TypeScript, and frameworks like React or Vue.js.
Experience with WebGL, D3.js, and high-performance rendering.
Familiarity with EDA tools and IC design workflows is a plus.

Frontend Developer – FPGA Toolchain UI (Austin, TX)
Design and develop front-end applications for FPGA design toolchains.
Work with designers and engineers to create user-friendly workflows.
Optimize UI responsiveness for complex FPGA simulations and debugging.

Requirements:

B.S./M.S. in Computer Science with 5+ years of experience.
Strong React/Redux or Angular development skills.
Experience with WebSockets, REST APIs, and WebAssembly.
Familiarity with FPGA development tools is a plus.

Software Engineering:

Software Engineer – IC Design Automation (Fremont, CA)
Develop and enhance software tools to automate and optimize IC design and verification processes.
Create algorithms for synthesis, place-and-route, timing analysis, and power optimization.
Work closely with hardware engineers to ensure seamless integration of design automation tools.hardware engineers to ensure seaml
Optimize software for high-performance computing (HPC) environments and large-scale simulations.
Implement scripting frameworks to automate EDA workflows and reduce manual intervention.
Develop APIs to interface with commercial EDA tools and custom in-house design automation flows.
Requirements:

B.S./M.S. in Computer Science or Electrical Engineering with 6+ years of software development experience in EDA or IC design automation.
Strong proficiency in C++, Python, and algorithms for computational optimization.
Experience with IC design tools (Synopsys Design Compiler, Cadence Innovus, Mentor Calibre).
Familiarity with Verilog, SystemVerilog, and digital circuit synthesis methodologies.
Experience with parallel computing and distributed processing for large-scale IC design.
Knowledge of AI/ML techniques for design automation is a plus.

Software Engineer – Semiconductor Manufacturing & Yield Analysis (San Diego, CA)
Develop scalable software solutions to analyze semiconductor manufacturing data and optimize production yields.
Design and implement machine learning-driven defect detection and classification algorithms.
Develop high-performance data processing pipelines to handle large-scale manufacturing datasets.
Work with process engineers to identify yield-impacting defects and optimize fabrication processes.
Create real-time monitoring dashboards for fab-wide analytics and predictive maintenance.
Optimize database architectures to support high-throughput, low-latency querying of manufacturing data.

Requirements:

B.S./M.S. in Computer Science, Data Science, or Electrical Engineering with 7+ years of software development experience in semiconductor manufacturing or data analytics.
Expertise in Python, SQL, and big data frameworks such as Apache Spark or Hadoop.
Experience with machine learning frameworks (TensorFlow, PyTorch, or Scikit-learn).
Strong knowledge of semiconductor process control, wafer metrology, and yield optimization.
Familiarity with industrial IoT (IIoT), OPC UA, and semiconductor equipment integration.
Experience with cloud platforms (AWS, Azure, or GCP) for scalable data processing is a plus.

Software Engineer – FPGA Embedded Systems (Portland, OR)
Develop software and firmware for FPGA-based embedded systems in high-performance computing, networking, and real-time signal processing applications.
Optimize real-time performance for DSP, AI/ML, and hardware-accelerated workloads.
Work on board bring-up and low-level software integration for FPGA SoCs.
Develop Linux device drivers and high-speed communication interfaces for FPGA-based solutions.
Collaborate with hardware engineers to optimize hardware/software co-design.
Implement real-time scheduling and memory management techniques for embedded applications.

Requirements:

B.S./M.S. in Computer Science, Electrical Engineering, or Embedded Systems with 6+ years of experience in FPGA-based embedded development.
Proficiency in C/C++, Rust, and Python for embedded programming.
Experience with Xilinx Zynq/Versal, Intel Stratix, or Lattice FPGA SoCs.
Strong understanding of real-time operating systems (RTOS), embedded Linux, and bare-metal programming.
Experience with high-speed communication interfaces such as PCIe, Ethernet, DDR, and SerDes.
Familiarity with OpenCL, HLS, and FPGA-based AI acceleration is a plus.

Software Engineer – AI/ML Acceleration on FPGAs (San Jose, CA)
Develop software frameworks for AI and machine learning acceleration on FPGA-based hardware.
Optimize deep learning models for inference on FPGA-based AI accelerators.
Implement low-latency, high-throughput data pipelines for real-time AI processing.
Work with FPGA design teams to integrate software with custom AI hardware architectures.
Develop software tools for model quantization, compression, and efficient deployment on FPGA platforms.
Collaborate with cloud and edge computing teams to optimize AI inference for embedded and datacenter applications.cloud and edge computing teams to optimize AI inference for embedded and datacenter

Requirements:

B.S./M.S. in Computer Science, Electrical Engineering, or AI/ML with 6+ years of experience in AI software development and FPGA acceleration.
Strong proficiency in Python, C++, and TensorFlow/PyTorch for AI model development.
Experience with FPGA development tools such as Xilinx Vitis AI, Intel OpenVINO, and HLS.
Knowledge of hardware/software co-design for AI inference optimization.
Familiarity with quantization, pruning, and sparsity techniques for efficient AI model deployment.
Experience with real-time AI workloads in autonomous systems, robotics, or edge computing is a plus.

Embedded Design:

Embedded Design Engineer – Real-Time Systems (San Diego, CA)
Design and develop real-time embedded systems for high-performance applications.
Implement and optimize firmware for microcontrollers (MCUs) and embedded processors.
Develop low-level drivers and board support packages (BSPs) for custom hardware platforms.
Work with communication protocols such as SPI, I2C, UART, USB, and CAN.
Optimize software for power efficiency, real-time constraints, and memory utilization.
Collaborate with hardware engineers to bring up new boards and debug system-level issues.hardware engineers to
Perform system validation, testing, and debugging using oscilloscopes, logic analyzers, and JTAG.

Requirements:

B.S./M.S. in Electrical or Computer Engineering with 6+ years of embedded system development experience.
Strong proficiency in C/C++ for embedded programming.
Experience with RTOS-based systems (FreeRTOS, Zephyr, QNX, VxWorks).
Familiarity with ARM Cortex-M/A architectures and embedded development toolchains.
Knowledge of power management techniques and low-power embedded design.
Experience with secure boot, firmware update mechanisms, and cybersecurity best practices is a plus.

Embedded Design Engineer – FPGA & SoC Integration (Sunnyvale, CA)
Develop embedded software for FPGA-based SoC platforms, integrating high-performance peripherals and real-time control.
Design and optimize Linux-based embedded firmware and device drivers for FPGA/SoC systems.
Implement and debug embedded software for high-speed interfaces such as PCIe, DDR, and Ethernet.embedded software for high-speed interfaces such as PCIe, DDR,
Work with FPGA developers to integrate and optimize hardware/software co-design solutions.
Develop test frameworks and automation scripts for system validation and performance tuning.
Troubleshoot system-level issues using debugging tools such as JTAG, UART, and bus analyzers.

Requirements:

B.S./M.S. in Electrical or Computer Engineering with 5+ years of embedded software development experience.
Expertise in C/C++ and embedded Linux development, including kernel drivers and device tree configurations.
Experience with FPGA/SoC platforms such as Xilinx Zynq, Intel Arria, or Lattice CrossLink.
Proficiency in writing bare-metal software and optimizing low-level boot sequences.
Strong knowledge of real-time constraints, multi-threading, and resource management in embedded systems.
Familiarity with OpenCL, HLS, or FPGA-based AI acceleration is a plus.

Field Applications Engineer:

Field Applications Engineer (FPGA) – High-Performance Computing (Austin, TX)
Provide technical expertise and support to customers designing high-performance FPGA-based solutions.
Collaborate with customers to optimize FPGA designs for compute acceleration, AI/ML, and data center applications.
Assist in troubleshooting FPGA implementation challenges, including timing closure, resource utilization, and power optimization.
Deliver technical training, demonstrations, and workshops to customers and internal teams.
Work closely with R&D teams to provide customer feedback and drive future FPGA product improvements.
Develop technical documentation, application notes, and reference designs to support customer development.

Requirements:

B.S./M.S. in Electrical or Computer Engineering with 5+ years of FPGA design and customer support experience.
Expertise in FPGA architectures from Xilinx, Intel, or Lattice.
Strong RTL design experience with Verilog/VHDL and FPGA toolchains (Vivado, Quartus, Synplify).
Hands-on experience with high-speed interfaces (PCIe, DDR, Ethernet, SerDes).
Strong communication skills and the ability to present technical concepts clearly.
Experience with HLS (High-Level Synthesis) and AI/ML acceleration is a plus.

Field Applications Engineer (FPGA) – Signal Processing & Communications (Boston, MA)
Work closely with customers to develop FPGA-based solutions for wireless, aerospace, and defense applications.
Support the integration of FPGA-based DSP and communications algorithms into customer designs.DSP
Provide technical guidance on optimizing FPGA resources for latency, power, and performance trade-offs.
Assist with debugging FPGA implementations and resolving hardware/software integration issues.
Deliver technical presentations, conduct hands-on training, and develop reference designs for customer adoption.
Work with internal engineering teams to influence FPGA tool and IP development based on customer feedback.

Requirements:

B.S./M.S. in Electrical or Computer Engineering with 6+ years of FPGA design and customer support experience.
Strong knowledge of digital signal processing (DSP) and communication protocols such as 5G, OFDM, and FEC.
Experience with FPGA development tools, including Xilinx Vivado, Intel Quartus, and ModelSim.
Hands-on experience with high-speed ADC/DAC interfaces and JESD204.
Excellent problem-solving skills and ability to support customers in real-time design challenges.
Familiarity with software-defined radio (SDR) and radar systems is a plus.

Program/Product/Project Managers:

Program Manager (Irvine, CA)

Drive cross-functional projects from concept to completion, ensuring alignment with business goals.
Coordinate teams, manage timelines, and mitigate risks to ensure successful product delivery.
Communicate progress, challenges, and solutions to stakeholders at all levels.

Requirements:

B.S./M.S. in Business, Engineering, or related field with 6+ years of program management experience.
Proven ability to manage complex projects in a fast-paced, technical environment.
Strong leadership, communication, and problem-solving skills.

Product Manager (Carlsbad, CA)

Requirements:

B.S./M.S. in Business, Engineering, or related field with 6+ years of program management experience.

Proven ability to manage complex projects in a fast-paced, technical environment.
Strong leadership, communication, and problem-solving skills.

MISC:

DFT Engineer (San Jose, CA or Fully Remote)
Develop and implement advanced Design-for-Test (DFT) methodologies for high-performance ASICs and SoCs targeting semiconductor applications.
Define and architect DFT strategies, including scan insertion, ATPG (Automatic Test Pattern Generation), BIST (Built-In Self-Test), MBIST (Memory BIST), and JTAG/IEEE 1149.1 compliance.
Collaborate with RTL design and physical design teams to ensure seamless integration of test structures without impacting performance, power, or area.
Perform fault simulation, pattern generation, and coverage analysis to optimize test quality and minimize test time.
Work with ATE (Automated Test Equipment) engineers to validate silicon bring-up, debug test failures, and improve yield.test failures,
Optimize test comprtest compression techniques to reduce manufacturing test costs while ensuring high fault coverage.
Support post-silicon bring-up, failure analysis, and yield improvement efforts through advanced diagnostics and root-cause analysis.

Requirements:

B.S./M.S. in Electrical or Computer Engineering with 7+ years of experience in DFT and test methodologies for complex IC designs.
Expertise in DFT architectures, including scan chains, MBIST, LBIST, JTAG, and boundary scan (IEEE 1149.x standards).
Proficiency with ATPG tools such as Synopsys TetraMAX, Mentor Tessent, or Cadence Modus.
Strong experience with fault simulation, test coverage analysis, and pattern generation.
Hands-on experience working with physical design teams to optimize DFT insertion, scan stitching, and timing closure.
Familiarity with FPGA prototyping, silicon validation, and ATE testing.
Knowledge of Scripting (Python, Perl, Tcl) and Verilog/SystemVerilog for DFT automation is a plus.
Experience with low-power DFT strategies and advanced process nodes (7nm, 5nm, 3nm) is highly desirable.

Silicon Reliability Engineer (Los Angeles, CA)
Ensure long-term reliability of high-performance IC products.
Develop and execute reliability test plans (HTOL, ELFR, ESD, Latch-up).
Analyze failure mechanisms and work with design teams to improve robustness.

Requirements:

B.S./M.S. in Electrical Engineering with 6+ years of experience in IC reliability.
Experience with JEDEC and automotive qualification standards.
Strong background in failure analysis and physics of failure.

DevOps Engineer (San Francisco, CA)

Build and optimize infrastructure for scalable, high-performance cloud applications.
Develop CI/CD pipelines, automate deployments, and ensure system reliability.
Monitor and troubleshoot production environments, improving uptime and efficiency.

Requirements:

B.S./M.S. in Computer Science or related field with 6+ years of experience in DevOps.
Expertise in cloud platforms (AWS, Azure, GCP) and containerization (Docker, Kubernetes).
Strong background in infrastructure as code (Terraform, Ansible) and CI/CD automation.

Software QA Engineer (Seattle, WA)

Ensure the quality and reliability of software applications through rigorous testing.
Develop and execute automated and manual test plans for web and mobile platforms.
Collaborate with developers to identify, document, and resolve defects.

Requirements:

B.S./M.S. in Computer Science or related field with 5+ years of experience in software QA.
Proficiency in test automation frameworks (Selenium, Cypress, Playwright).
Strong understanding of software development lifecycle and Agile methodologies

ASIC

Verification

Layout

FPGA

Hardware

Fullstack

Software

Embedded

FAE

MISC

Top

Product Mgr

"Happy to commend Gyga Force. They have been an invaluable partner for us through the years."

Brianna P.

Santa Clara, CA

" First time we've compensated a staffing company for filling three separate positions at once. Whatever is in your water cooler, keep drinking it. "

Tom C.

Palo Alto, CA

" Glad to recommend you. You've been very helpful"

Julie B.

San Jose, CA

Explore Exciting Career Opportunities

​​​​

M.S. or Ph.D. in Electrical Engineering or related field with 8+ years of analog IC design experience.

Expertise in CMOS/BiCMOS circuit design, including low-noise and low-power design techniques.

Strong understanding of noise analysis, signal integrity, and process variations.

Experience with design tools like Cadence Virtuoso, Spectre, and MATLAB.

Proficiency in device physics and deep knowledge of analog circuit layout techniques.

Strong debugging skills and experience with silicon validation and characterization.

Familiarity with mixed-signal and RF design principles is a plus.

B.S./M.S. in Electrical or Computer Engineering with 10+ years of digital IC design experience.

Expertise in RTL design using Verilog/SystemVerilog.

Strong understanding of timing constraints, synthesis, and static timing analysis.

Proficiency with EDA tools such as Synopsys Design Compiler, PrimeTime, and SpyGlass.

Experience with low-power design techniques such as clock gating and power gating.

Knowledge of high-speed interface protocols (PCIe, DDR, USB, Ethernet).

Familiarity with FPGA prototyping and formal verification is a plus.

M.S. or Ph.D. in Electrical Engineering with 7+ years of mixed-signal IC design experience.

Strong understanding of data converters, clocking circuits, and high-speed interfaces.

Expertise in transistor-level circuit design and mixed-signal modeling.

Proficiency in Cadence Virtuoso, Spectre, and MATLAB for simulations.

Experience with system-level modeling using Verilog-AMS or SystemVerilog.

Knowledge of power management and signal integrity analysis.

M.S./Ph.D. in Electrical Engineering with 8+ years of analog and mixed-signal IC design experience.

Strong expertise in CMOS/BiCMOS circuit design, including transistor-level optimization.

Experience with simulation tools such as Cadence Virtuoso, Spectre, HSPICE, and MATLAB.

Solid understanding of noise analysis, mismatch, and layout parasitic effects.

Experience in designing high-speed serial links, data converters, and power management circuits.

Proficiency in mixed-signal modeling using Verilog-AMS or SystemVerilog.

Hands-on experience in silicon validation and debugging is a plus.

B.S./M.S. in Electrical or Computer Engineering with 10+ years of experience in digital IC design.

Strong RTL development skills in Verilog/SystemVerilog with a focus on performance optimization.

Deep knowledge of CPU/GPU architectures, cache design, and memory subsystems.

Expertise in high-speed circuit design, pipelining, and clock domain crossing techniques.

Hands-on experience with synthesis, static timing analysis, and formal verification.

Familiarity with hardware-software co-design and accelerator architectures is a plus.

B.S./M.S. in Electrical or Computer Engineering with 8+ years of digital design experience.

Strong experience in Verilog/SystemVerilog for networking ASIC or FPGA design.

Knowledge of Ethernet, PCIe, USB, and other high-speed serial interfaces.

Proficiency with synthesis, timing analysis, and formal verification tools.

Experience with low-power design techniques, including clock gating and dynamic voltage scaling.

Familiarity with error correction, forward error correction (FEC), and DSP techniques is a plus.

B.S./M.S. in Electrical or Computer Engineering with 8+ years of ASIC verification experience.

Proficiency in SystemVerilog, UVM, and scripting languages such as Python or Perl.

Experience with functional coverage, assertions, and formal verification techniques.

Hands-on experience with verification tools like VCS, ModelSim, or Questa.

Knowledge of simulation acceleration, emulation, and FPGA-based prototyping.

Strong debugging skills and familiarity with waveforms and debugging tools.

B.S./M.S. in Electrical Engineering with 6+ years of experience in silicon validation.

Strong hands-on experience with lab testing and debugging tools.

Knowledge of scripting languages (Python, MATLAB) for automation.

Experience with high-speed interfaces (PCIe, DDR, USB) is a plus.

Familiarity with signal integrity, power integrity, and thermal testing.

B.S./M.S. in Electrical Engineering, Microelectronics, or a related field with 5+ years of experience in analog/mixed-signal IC layout.

Expertise in using Cadence Virtuoso, Mentor Graphics Calibre, and other industry-standard EDA tools for layout design and verification.

Strong understanding of deep submicron and FinFET layout challenges, including DFM (Design for Manufacturability) considerations.

Experience with layout-dependent effects such as stress, mismatch, aging, and noise coupling.

Familiarity with power management, RF layout techniques, and high-voltage design constraints is a plus.

Experience working with process technology files and foundry-specific PDKs (Process Design Kits).

Strong communication and collaboration skills to work effectively with circuit designers and verification teams.

Physical Design Engineer (Dallas, TX) Own backend implementation of complex ASIC designs, from synthesis to sign-off. Perform place and route, timing closure, and power optimization. Run DRC, LVS, and parasitic extraction for tape-out readiness. Requirements:

B.S./M.S. in Electrical Engineering with 8+ years of physical design experience.

Experience with tools like Innovus, ICC2, and PrimeTime.

Strong understanding of clock tree synthesis, power planning, and IR drop analysis.

B.S./M.S. in Electrical or Computer Engineering with 8+ years of FPGA design experience.

Expertise in RTL coding with VHDL/Verilog/SystemVerilog.

Experience with FPGA development tools (Xilinx Vivado, Intel Quartus, Synplify Pro).

Strong understanding of timing analysis, clock domain crossing, and pipeline optimization.

Hands-on experience with high-speed interfaces such as DDR4, PCIe, JESD204, and Ethernet.

Familiarity with C/C++ and Python for firmware and test automation is a plus.

Experience with HLS (High-Level Synthesis) and FPGA-based AI acceleration is a plus.

B.S./M.S. in Electrical or Computer Engineering with 6+ years of FPGA design experience.

Strong background in digital signal processing (DSP) and communication protocols.

Proficiency in RTL design using Verilog/VHDL and experience with DSP implementation on FPGAs.

Hands-on experience with Xilinx or Intel FPGA toolchains, including Vivado, Quartus, and ModelSim.

Knowledge of high-speed serial interfaces such as JESD204, CPRI, and Ethernet.

Experience with MATLAB/Simulink for DSP algorithm validation is a plus.

Familiarity with FPGA-based software-defined radio (SDR) and radar systems is a plus.

B.S./M.S. in Electrical Engineering, Mechatronics, or related field with 6+ years of experience in semiconductor manufacturing equipment design.

Strong experience with PCB design tools (Altium, Cadence Allegro) and high-speed circuit design.

Expertise in power electronics, motion control, and precision sensing technologies.

Physical Design Engineer (Dallas, TX)
Own backend implementation of complex ASIC designs, from synthesis to sign-off.
Perform place and route, timing closure, and power optimization.
Run DRC, LVS, and parasitic extraction for tape-out readiness.

Requirements: